Overview
Our efficient Core performs serial-to-parallel conversion on data received from a IR Receiver Diode. The processor can read a complete status of the DIRDA at any time during the functional operation. The DIRDA includes a programmable internal prescaler which is able to divide a timing reference clock input by divisors of 1 to 128 and produce clock for driving internal receiver logic. We also equipped our core with processor-interrupt system. Interrupts can be programmed in accordance to your requirements, minimizing computing required to handle the communications link. It can be provided with the small 8-bit SRAM like interface and APB slave interface. In MODE0 DIRDA decode whole IR frame, detect transmission errors and key release. In MODE1, internal FIFO is activated allowing 32 symbols to be stored during signal receive. Interrupt trigger level register may be set any value from 1 to 32 symbols. All gathered makes it an ideal choice for very popular IR protocols implementations like NEC, SIRC, TC9012 data format or other non-standard IR protocols.
Learn more about IrDA IP core
DESPI eSPI Controller IP Core and DESPI eSPI IP Core Target deliver a complete, high-speed eSPI interface solution for FPGA and ASIC designs.
DCD-SEMI introduces a new CryptOne extension supporting EdDSA25519 signatures and X25519 key exchange, delivering high security, low latency, and efficient hardware implementation for modern SoC and FPGA designs.
DCD-SEMI, a provider of silicon-proven IP solutions, announces the availability of the DI3CM-HCI, an advanced MIPI I3C Host Controller Interface (HCI) IP Core designed to modernize peripheral connectivity in embedded, IoT, consumer, and industrial systems.
DAES IP Core is a high-performance solution that accelerates AES encryption and decryption for modern secure systems. Supporting 128- and 256-bit keys across multiple modes—including ECB, CBC, CFB, OFB, and CTR—DAES delivers ultra-fast throughput and easy integration.
DCD-SEMI today announced that its complete automotive IP Cores family — including Classical CAN, CAN FD, CAN XL but also LIN, PSI5 and SENT —is now available as Safety Element out of Context for ISO 26262 functional safety up to ASIL-D, the highest Automotive Safety Integrity Level.
Joining MIPI Alliance marks a significant step in DCD-SEMI’s commitment to delivering industry-compliant, high-performance IP cores to its global customers. As part of this initiative, DCD-SEMI will showcase its latest I3C IP core during the upcoming MIPI Plugfest, held in Warsaw on June 23-24, 2025.