Evaluating Asynchronous Machine Learning and Scientific Computing Applications on RISC-V, Arm and X86
By Alexander Strack, University of Stuttgart
Cross-architecture evaluation of ML and scientific-computing workloads using HPX (C++ standard library for parallelism and concurrency), benchmarking HPX's asynchronous tasking across RISC-V, ARM, and x86, including where each architecture excels, where gaps remain, and the implications for portable high-performance software.
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related Videos
- The Next Computing Megatrends are Enabled by RISC-V
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
- Space Applications: Leveraging FPGAs and RISC-V
- LLM Inference on RISC-V Embedded CPUs
Latest Videos
- Evaluating Asynchronous Machine Learning and Scientific Computing Applications on RISC-V, Arm and X86
- When AI Meets Hardware Security
- Sameer Wasson: AI Is Flipping Chip Design Upside Down
- Interview with GlobalFoundries VP at MIPS ‘Physical AI is Agentic AI at the Edge’ Taipei Event
- Silicon Under Attack Physical Exploitation Of Modern Chips