Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
By Jason Messier, Teradyne
Silicon Creations' 16nm SerDes enables the fastest TTM and most cost-effective Teradyne ASIC development to date.
Related Semiconductor IP
- Multiprotocol SerDes PMA
- SerDes
- 1.25G - 12.5G SERDES
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Programmable PCIe2/SATA3 SERDES PHY on TSMC CLN28HPC
Related Videos
- SoC Clocking Architectures – Design and Implementation
- Cadence’s Silicon Proven UCIe IP in TSMC 3nm
- What's Changing In SerDes
- Hot Stuff EW25: MIPS Atlas Portfolio, Software and Silicon
Latest Videos
- Can AI Be Trusted? Synopsys on Agentic AI and Autonomous Engineering
- Caliptra Silicon Root of Trust in BMC SoCs
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Silicon IP for Your GPU??? | Oxmiq Labs
- The Future of AI Scale-Up: Latest Advancements in UALink Technology