Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
By Jason Messier, Teradyne
Silicon Creations' 16nm SerDes enables the fastest TTM and most cost-effective Teradyne ASIC development to date.
Related Semiconductor IP
- Multiprotocol SerDes PMA
- SerDes
- 1.25G - 12.5G SERDES
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Programmable PCIe2/SATA3 SERDES PHY on TSMC CLN28HPC
Related Videos
- SoC Clocking Architectures – Design and Implementation
- Cadence’s Silicon Proven UCIe IP in TSMC 3nm
- What's Changing In SerDes
- Hot Stuff EW25: MIPS Atlas Portfolio, Software and Silicon
Latest Videos
- Ask the Experts: PCIe 7 Switch with TDM
- Panel with Arteris, GlobalFoundries, Tenstorrent: RISC-V Ecosystem Growth for Physical AI
- Software to silicon with RISC-V for Physical AI
- Breaking the Memory Wall: How New Memory Architectures are Reshaping AI Inference
- Functional Safety & Security Aspects of CAN XL