Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date

Related Semiconductor IP

• Multiprotocol SerDes PMA
• SerDes
• 1.25G - 12.5G SERDES
• SerDes Hard Macro-IP in GlobalFoundries 22FDX
• Programmable PCIe2/SATA3 SERDES PHY on TSMC CLN28HPC

Related Videos

• SoC Clocking Architectures – Design and Implementation
• Cadence’s Silicon Proven UCIe IP in TSMC 3nm
• What's Changing In SerDes
• Hot Stuff EW25: MIPS Atlas Portfolio, Software and Silicon

Latest Videos

• Interview with GlobalFoundries VP at MIPS ‘Physical AI is Agentic AI at the Edge’ Taipei Event
• Silicon Under Attack Physical Exploitation Of Modern Chips
• RISC-V: Spanning Datacenter to Edge
• MIPS on the RISC-V Shift: ‘Physical AI Is Agentic AI at the Edge’
• Ask the Experts: PCIe 7 Switch with TDM