Akeana : Breaking Performance Barriers
By Graham Wilson, Akeana
This is a presentation introducing the RISC-V Processor IP company, which has recently come out of stealth mode. The presentation will go through the company, range of IP products available and benefits offered to customers.
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Videos
- Scaling Performance In AI Systems
- Leveraging RISC-V as a Unified Heterogeneous Hardware & Software Platform for Next-Gen AI Chips
- Demonstration of the Akeana 5100 core with Hypervisor
- High Performance RISC-V is here!
Latest Videos
- Software to silicon with RISC-V for Physical AI
- Breaking the Memory Wall: How New Memory Architectures are Reshaping AI Inference
- Functional Safety & Security Aspects of CAN XL
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors