Demonstration of the Akeana 5100 core with Hypervisor
This video shows the Akeana 5100 core enabled with Hypervisor running Linux OS various applications, on a Synopsys HAPS-100 emulation platform
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related Videos
- The Evolution of HBM
- Managing the Massive Data Throughput: AI-Based Designs and The Value of NoC Tiling
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
- Ask the Experts: The State of AI
Latest Videos
- Caliptra Silicon Root of Trust in BMC SoCs
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Silicon IP for Your GPU??? | Oxmiq Labs
- The Future of AI Scale-Up: Latest Advancements in UALink Technology
- Evaluating Asynchronous Machine Learning and Scientific Computing Applications on RISC-V, Arm and X86