Leveraging RISC-V as a Unified Heterogeneous Hardware & Software Platform for Next-Gen AI Chips
By Akeana
Today’s SoC developers need flexibility in computing systems and interconnect schemes that allow them to meet compute/watt requirements and the needs of CPU-xPU AI systems.
In this webinar, learn how Akeana is enabling SoC developers to use RISC-V-based solutions for next-generation AI chips. Our solutions include IP for RISC-V processors, accelerators, data movement engines, and compute subsystem interconnects. By the end of this video, attendees will have knowledge about:
- AI CPU compute array, scaling up performance for new AI algorithms
- AI xPU compute solutions with Akeana’s broad range of In-Order control/wide vector processors, data movement engines
- Flexible connection, performance operation of Akeana multi-core, GEMM engine, partners accelerators and customers hardware blocks
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related Videos
- Hardware Innovation in the World's First RISC-V 50 TOPS AI Compute for Mass Production Development
- Software to silicon with RISC-V for Physical AI
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
- What Makes RISC-V Perfect for AI? SemiDynamics Explains