Wireless communication standards for the Internet of Things
Cees Links, GreenPeak
EDN (February 25, 2015)
This white paper provides an overview of the most important contenders around the IoT Wireless Communication Standards. We are looking at wireless networking technologies.
For the sake of argument and to keep it simple, I have left out the cellular standards, although we do recognize that they do play an important role in the IoT (and the so-called M2M business). I also left out RFID, which can be quite useful for the IoT for security purposes, but is less contentious as it is more an electronic bar code replacement instead of doing real (two-way) communication as such.
Also for simplicity we have left out the proprietary pseudo standards like ANT+, Z-Wave and EnOcean, for the simple reason that, like other “non-standard” proprietary standards, in the long run, they will not be able to survive against industry accepted international standards.
These IoT connectivity solutions can be split up into three horizontal (combinations of) layers:
1. the Physical/Link Layer (“the connector”)
2. the Network/Transport Layer (“the wireless cable”)
3. the Application Layer (“who is doing what to whom”)
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Low-Power wireless sensor networks for the Internet of Things
- Next Generation Wireless IP for the Internet of Things
- Using sub-gigahertz wireless for long range Internet of Things connectivity
- Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST