Virtual multi-cores simplify real-time system design
By Henk Muller, XMOS Limited
Embedded.com (07/27/09, 06:02:00 PM EDT)
It is difficult to implement a combination of multiple real-time tasks on a traditional processor. For this reason an FPGA and hardware design techniques have typically been used instead. At the same time, multi core design methods have become familiar to many through the use of multiple microcontrollers and processors in order to construct real-time systems.
In this article we discuss the key properties of emerging multi-core systems that make them an appealing and elegant platform for complex real-time tasks.
Embedded.com (07/27/09, 06:02:00 PM EDT)
It is difficult to implement a combination of multiple real-time tasks on a traditional processor. For this reason an FPGA and hardware design techniques have typically been used instead. At the same time, multi core design methods have become familiar to many through the use of multiple microcontrollers and processors in order to construct real-time systems.
In this article we discuss the key properties of emerging multi-core systems that make them an appealing and elegant platform for complex real-time tasks.
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- Age of virtual ASIC company is dawning
- A silicon virtual prototype is key in achieving design closure
- ASIC vendors heed call for virtual prototyping tools
- SoCs need logical virtual prototype
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing