Using high integration SoC alternatives for your legacy X86 design
By David L. Feldman, ZF Micro Solutions
Nov 20 2006 (0:30 AM), Embedded.com
During the past several years End-of-Life (EOL) notices for most legacy x86 processors have increased dramatically leaving many OEMs producing products for the embedded market with few choices other than significant system redesign. Often these OEMs are offered higher performance processors that are no longer viable in the desktop market.
These processors usually have higher power requirements and typically require a different and specific set of companion or support devices in order to create a fully functional system. In many cases the newer devices no longer support some of the legacy interfaces and peripherals needed by OEMs to maintain compatibility with the products they are attempting to keep in production.
Nov 20 2006 (0:30 AM), Embedded.com
During the past several years End-of-Life (EOL) notices for most legacy x86 processors have increased dramatically leaving many OEMs producing products for the embedded market with few choices other than significant system redesign. Often these OEMs are offered higher performance processors that are no longer viable in the desktop market.
These processors usually have higher power requirements and typically require a different and specific set of companion or support devices in order to create a fully functional system. In many cases the newer devices no longer support some of the legacy interfaces and peripherals needed by OEMs to maintain compatibility with the products they are attempting to keep in production.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- A cost-effective and highly productive Framework for IP Integration in SoC using pre-defined language sensitive Editors (LSE) templates and effectively using System Verilog Interfaces
- Low Power Design in SoC Using Arm IP
- Using PSS and UVM Register Models to Verify SoC Integration
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection