USB 3.1: Evolution and Revolution
By Synopsys
USB-IF Worldwide Developers Days introduced developers to the new USB 3.1 specification. On the surface, USB 3.1 seems like it could be only an update to 10G speeds, but this white paper will dig deeper into 10G USB 3.1 to clarify the evolutionary and revolutionary changes in the USB 3.1 specification. USB 3.1 introduces a new 10 Gbps signaling rate in addition to the 5 Gbps signaling rate defined in the USB 3.0 specification.
USB 3.1 is the USB Promoter’s Group answer to the growing consumer demand and expectation that data transfers should happen almost instantaneously. This white paper:
- Describes the USB 3.1 nomenclature
- Highlights the features and change in the USB 3.1 specification, including enhancements to the USB 3.1 Hub
- Explains why USB 3.1 is important to consumers through specific use cases
- Concludes with considerations for third-party USB 3.1 IP
To read the full article, click here
Related Semiconductor IP
- USB 3.1 PHY (10G/5G) in GF (22nm)
- USB 3.1 PHY (10G/5G) inTSMC (16nm, 12nm, N7, N6, N5,N3E)
- USB 3.1 PHY (10G/5G) in Samsung (14nm, 11nm, 10nm, 8nm, SF5, SF5A, SF4E)
- USB 3.1 Controller IP
- USB 3.1 PHY
Related Articles
- USB 3.1 Links Pose Challenges
- USB 3.1 Gen 2 Brings Higher Data Rates with Architecture Improvements
- USB 3.1 implementation of USB Type-C
- Killer Apps Driving Adoption of USB 3.1 Gen 2
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework