Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
By Chee Jin Teoh 1, Ab Al-Hadi Ab Rahman 1, Johnny Kee Hui Wong 2, Premkumar A/L Kesavan Prabagaran 2, Muhammad Nadzir Marsono 1, Nuzhat Khan 1
1 Faculty of Electrical Engineering, Universiti Teknologi Malaysia, Johor Bahru, Johor, Malaysia
2 Intel Microelectronics (M) Sdn. Bhd., Bayan Lepas, Malaysia

Abstract
Embedded memories occupy a large portion of modern System-on-Chip (SoC) designs, especially in high-performance applications such as artificial intelligence and edge computing. Memory Built-In Self-Test (MBIST) is commonly used to ensure memory reliability, but it introduces additional area and test time overhead. Accurate early estimation of these overheads is important during design planning, yet conventional methods rely on full Register Transfer Level (RTL) synthesis and test pattern generation, which are slow and resource-intensive. This study proposes a supervised learning framework that predicts MBIST area and test time directly from RTL-level design parameters without synthesis. A dataset of 4,470 samples for area and 624 for test time was generated using Synopsys Design Compiler and MINT, an Intel-enhanced MBIST tool. Input features include memory count, word width, address depth, port configuration, and clock domains. For area prediction, the features are processed through polynomial expansion, log transformation, and scaling, followed by a stacked ensemble model using XGBoost, LightGBM, and a Neural Network with Gradient Boosting as the meta-learner. For test time, XGBoost and LightGBM are combined using Ridge Regression, with hyperparameters tuned through a 100-trial Optuna search. The models achieved 90.68% accuracy for area and 96.80% for test time within a +/-10% margin, improving over baseline methods by 8.53% and 48.80% respectively. The results show that this approach enables faster estimation of MBIST costs and supports more efficient design decisions in memory IP development.
To read the full article, click here
Related Semiconductor IP
- SD Memory Slave Controller
- HYPERBUS™ Memory Controller
- High Bandwidth Memory 3 (HBM3/3E) IP optimized for Samsung SF4X
- HBM Memory Controller
- External Flash Memory Interface IP
Related Articles
- Optimizing Automated Test Equipment for Quality and Complexity
- Automated ECO Flow for overall cycle time reduction
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
Latest Articles
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace
- A Resource-Efficient CNN-Based EEG Auditory Attention Decoding ASIC
- Retention-Aware RISC-V ISA Extension and Memory Controller on FPGA for MLC NVM