The Markets and Applications for eFPGA
By Andy Jaros, Flex Logix
eeNews Analog (May 31, 2021)
Andy Jaros of Flex Logix discusses how embedded FPGA has grown from a technology pushed into the market into something that satisfies multiple application sectors and how technical development, not yet ended, will be increasingly customer-driven.
When embedded FPGA (eFPGA) first arrived on the scene, it was long considered the holy grail of chip design. The idea of being able to make a change after RTL was frozen – without having to do another costly and time-consuming spin – was always something sought after but never possible. eFPGA was a game changer in this area because it finally gave designers the flexibility to make changes at any point in the chip’s life span, even in the customers’ systems. This eliminated many expensive chip spins and enabled chip designers to start addressing many customers and applications with the same chips. It also extended the life of chips and systems because designers were now able to update their chips as protocols and standards changed.
eFPGA has come a long way since it first became available about seven years ago. The industry has already seen several generations of products and with each new generation, eFPGA has become more flexible and more usable for new applications, all driven by customer demand. Flash forward to 2021 and the need for reconfigurability in SoCs has never been greater due to the rapidly rising cost of developing SoCs especially at advanced process nodes. In fact, the applications for eFPGA seem to be so endless that this technology is well positioned to become as pervasive as Arm processors have become in the industry.
Related Semiconductor IP
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Radiation-Hardened eFPGA
- eFPGA Hard IP Generator
- eFPGA Soft IP
- eFPGA on GlobalFoundries GF12LPP
Related Articles
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- The Quest for Reliable AI Accelerators: Cross-Layer Evaluation and Design Optimization
- Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
- The Ideal Solution for AI Applications - Speedcore eFPGA
Latest Articles
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
- Peregrino: A Full-Hardware Accelerator for the Complete Falcon Post-Quantum Digital Signature Scheme on Resource-Constrained Edge Devices