The "BIST" Thing That Happened to SoC Design
by Philip George and James Fujimoto
Not so long ago, in a design galaxy that now seems far, far away, RTL designers did not have to worry about a testable integrated circuit (IC). "Leave that to the test guys," they would say, and it was so.
However, as chip complexity increased and designers turned to complex system-on-chip (SoC) designs, test was taking more and more time and test engineers were complaining that the designers were creating virtually untestable designs. Test costs were going out of control as the cost of test was rivaling the cost of manufacturing a chip.
"There has to be a better way," the test engineers complained. And sure enough, there was a better way, with embedded test. By designing testability into the chip design in the first place, RTL designers can significantly reduce the cost of test.
Not so long ago, in a design galaxy that now seems far, far away, RTL designers did not have to worry about a testable integrated circuit (IC). "Leave that to the test guys," they would say, and it was so.
However, as chip complexity increased and designers turned to complex system-on-chip (SoC) designs, test was taking more and more time and test engineers were complaining that the designers were creating virtually untestable designs. Test costs were going out of control as the cost of test was rivaling the cost of manufacturing a chip.
"There has to be a better way," the test engineers complained. And sure enough, there was a better way, with embedded test. By designing testability into the chip design in the first place, RTL designers can significantly reduce the cost of test.
Related Semiconductor IP
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
Related Articles
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- How to manage changing IP in an evolving SoC design
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- How to Elevate RRAM and MRAM Design Experience to the Next Level
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing