Vendor: ASICS World Services, LTD. Category: Hash / MAC

HASH Core, providing MD5, SHA1 and SHA256. Includes DMA and AXI Interface

This is a high performance, small footprint HASH IP Core.

SHA1 + 1 View all specifications

Overview

This is a high performance, small footprint HASH IP Core. It supports three HASH algorithms: MD5, SHA1, SHA256. A S/G DMA engine keeps the core running. Each hash engine has it’s own dedicated clock, which is independent of the main AXI clock.

ARCHITECTURE

The HASH IP Core performs 3 different HASH calculation. Witch HASH is to b e used is determined in the CSR register. Once a starting TD address has been set, the DMA engine can be enabled. It will process TDs until it encounters a TD with the NEXT field of zero.

 

Key features

  • Supports MD5, SHA1 and SHA256
  • High Performance S/G DMA engine
  • Fully AXI-4 compatible
  • AXI-Light for register Interface
  • Separate clocks for MD5, SHA and SHA256 engines and AXI interface

Block Diagram

HASH_1 block diagram

Benefits

  • High Performance, small footprint

What’s Included?

  • Verilog Source Code
  • Test bench
  • Tech Support

Specifications

Identity

Part Number
HASH_1
Vendor
ASICS World Services, LTD.
Type
Silicon IP

Security

Crypto Algorithm
SHA1 , SHA2 (SHA-256)

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Hash / MAC IP core

High Speed Data Recorder

A new IP Core from ASICS World Services, provides a complete high speed data recorder, in one easy to use block.

SATA Connectivity solutions for Xilinx FPGAs

This Whitepaper gives an overview over the Serial ATA (SATA) protocol and the implications when integrating SATA into an FPGA-based programmable system. Besides details of the different protocol layers, we will discuss the hardware and software components for building a complete, reliable, high-performance SATA solution by utilizing a design platform from Missing Link Electronics (MLE).

ASICS World Services Achieves Compliance Certification for it's SATA Host IP Core

SICS World Services, Ltd. is proud to announce that it is one of the first companies to achieve Compliance Certification for it's SATA Host IP Core. The SATA I/II/III Host Controller IP Core is a full featured SATA Host controller, that provides auto-speed negotiation, various power modes, as well as native and legacy software interfaces.

ASICS World Services Announces USB 3.0 Device IP Core

ASICS World Services, LTD. today released it's USB 3.0 Device IP Core. The USB 3.0 Device IP Core, supports SuperSpeed transfer speeds of 5Gbit/sec., and can be implemented in any technology, from FPGA to full custom ICs. Direct support is provided for Xilinx Virtex 5 FPGA with GTX transceiver, offering a true single chip solution, without the need for external PHYs. This IP Core also features an industry standard PIPE PHY interface for integration with 3rd party PHYs.

Frequently asked questions about Hash / MAC IP cores

What is HASH Core, providing MD5, SHA1 and SHA256. Includes DMA and AXI Interface?

HASH Core, providing MD5, SHA1 and SHA256. Includes DMA and AXI Interface is a Hash / MAC IP core from ASICS World Services, LTD. listed on Semi IP Hub.

How should engineers evaluate this Hash / MAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Hash / MAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP