Putting the system in electronic system design
Ken Karnofsky, The MathWorks
(02/04/2008 9:00 AM EST), EE Times
You've heard it before. Increasingly complex systems and technologies like multicore processors and FPGAs have rendered old design methodologies obsolete. New approaches are needed: system-level abstractions that handle complexity, and tools that automate the costly, time-consuming steps between concept and implementation.
Within the realm of processor-centric system-on-chip design and verification, electronic system-level (ESL) methods aim to address some of the problems. Various approaches and commercial tools have been introduced (and others repackaged) since EDA analyst Gary Smith coined the term ESL several years ago. The tools enable hardware designers to model complex SoC architectures, permitting software developers to start writing code before hardware is available, and in some cases aiding hardware component implementation.
But the narrow scope of most ESL approaches and tools has limited their adoption. A more encompassing methodology, one that steps beyond the SoC, is needed to slash time, cost and errors in complex system development. The new methodology should:
(02/04/2008 9:00 AM EST), EE Times
You've heard it before. Increasingly complex systems and technologies like multicore processors and FPGAs have rendered old design methodologies obsolete. New approaches are needed: system-level abstractions that handle complexity, and tools that automate the costly, time-consuming steps between concept and implementation.
Within the realm of processor-centric system-on-chip design and verification, electronic system-level (ESL) methods aim to address some of the problems. Various approaches and commercial tools have been introduced (and others repackaged) since EDA analyst Gary Smith coined the term ESL several years ago. The tools enable hardware designers to model complex SoC architectures, permitting software developers to start writing code before hardware is available, and in some cases aiding hardware component implementation.
But the narrow scope of most ESL approaches and tools has limited their adoption. A more encompassing methodology, one that steps beyond the SoC, is needed to slash time, cost and errors in complex system development. The new methodology should:
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related Articles
- Emerging Trends and Challenges in Embedded System Design
- Understanding LTTPR: Enabling High-Speed DisplayPort Interconnects in Complex System Designs
- Software Architecture for IP verification in Operating System environment
- SpiritEd: A Register Specification System integrating IP-XACT and Adobe FrameMaker
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities