Sub-Threshold Design - A Revolutionary Approach to Eliminating Power
Mike Salas, VP Marketing, Ambiq Micro
EDN (December 22, 2014)
Low energy consumption has replaced performance as the foremost challenge in electronic design. Performance is important, but it must now accede to the energy capacity of batteries and even the minimal output of energy harvesters. Performance at all costs no longer works; energy consumption is now the dominant requirement. While reducing energy consumption is critically important throughout the electronics industry, the question is: how should that goal be achieved? Ambiq Micro’s approach moves beyond the incremental improvements that other semiconductor companies have taken and makes revolutionary advances through a unique approach to the problem: sub-threshold circuit design.
Energy is consumed in two fundamental ways: as leakage, when a circuit’s state isn’t changing, and dynamically as internal nodes are charged up and down. For realistic circuits in operation, dynamic power dominates – especially for the higher power supply voltages used in most designs today.
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
- AFDX 1G Switch IP
Related Articles
- Implementing Secure Boot in Your Next Design
- Formal-based methodology cuts digital design IP verification time
- Time-Domain Analog Design: Why and How
- Automotive Design Needs Efficient Verification to Survive
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing