Automotive Design Needs Efficient Verification to Survive
By Jean-Marie Brunet, Mentor Graphics
EETimes (July 28, 2020)
The business of building and selling vehicles is changing like never before in the history of the automobile. The quest for cars that drive themselves has completely upended what it means to design a car — and, indeed, what it means to own a car. Exactly how this will all settle out isn’t yet clear. What is clear is that automotive OEMs, and Tier 1 & Tier 2 suppliers are seeing challenges to their historical relationships as electronics pervade future vehicles.
Coupled with increased regulatory requirements for emissions, fuel efficiency, and safety, these electronics will need to be integrated more tightly with the volumes of software that will operate on them. That makes for changing alliances. Traditional and new participants will need to find ways to collaborate and innovate as their roles evolve. One common theme dominates for all players: the challenge of proving that all of these electronics and their software will run smoothly, correctly, efficiently, and safely.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Efficient methodology for verification of Dynamic Frequency Scaling of clocks in SoC
- An efficient way of loading data packets and checking data integrity of memories in SoC verification environment
- Efficient methodology for design and verification of Memory ECC error management logic in safety critical SoCs
- Safety Verification and Optimization of Automotive Ethernet Using Dedicated SoC FIT Rates
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST