Automotive Design Needs Efficient Verification to Survive
By Jean-Marie Brunet, Mentor Graphics
EETimes (July 28, 2020)
The business of building and selling vehicles is changing like never before in the history of the automobile. The quest for cars that drive themselves has completely upended what it means to design a car — and, indeed, what it means to own a car. Exactly how this will all settle out isn’t yet clear. What is clear is that automotive OEMs, and Tier 1 & Tier 2 suppliers are seeing challenges to their historical relationships as electronics pervade future vehicles.
Coupled with increased regulatory requirements for emissions, fuel efficiency, and safety, these electronics will need to be integrated more tightly with the volumes of software that will operate on them. That makes for changing alliances. Traditional and new participants will need to find ways to collaborate and innovate as their roles evolve. One common theme dominates for all players: the challenge of proving that all of these electronics and their software will run smoothly, correctly, efficiently, and safely.
To read the full article, click here
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Articles
- Efficient methodology for verification of Dynamic Frequency Scaling of clocks in SoC
- An efficient way of loading data packets and checking data integrity of memories in SoC verification environment
- Efficient methodology for design and verification of Memory ECC error management logic in safety critical SoCs
- Safety Verification and Optimization of Automotive Ethernet Using Dedicated SoC FIT Rates
Latest Articles
- FlexSpIM: An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Hybrid Stationarity
- MeshKV: A Network-on-Chip KV Cache Fabric for Scalable Transformer Decoding Accelerators
- Analog Pin Directionality as an Exfiltration Attack Surface in Mixed-Signal ICs
- SIMT-Aware Lockstep Verification and Functional-Coverage Closure Methodology for an Open-Source RISC-V GPGPU: A UVM 1.2 Environment
- Efficient Hardware Information-Flow Tracking for Pre-Silicon Security Testing