Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
The convergence of open RISC-V architectures, real-time hypervisors, and efficient embedded AI frameworks marks a transformative moment in critical space system design.
By Pablo Ghiglino (Klepsydra), Jan Reinhard (Sysgo) and Jean-Didier Noir (Sysgo)
EETimes Europe | August 5, 2025
As modern space missions evolve in complexity, the role of software onboard spacecraft is undergoing a dramatic transformation. Spacecraft are no longer limited to basic telemetry and remote control. Today, onboard computing must support autonomous decision-making, intelligent data reduction, and rapid responses to unforeseen conditions—all while operating under strict constraints on power, size, and reliability. Artificial intelligence and machine learning (AI/ML) are the technologies driving this shift, but implementing them in the harsh, resource-constrained environment of space demands a new breed of embedded computing.
At the center of this evolution lies a fully European initiative combining open-source hardware, certified real-time software, and efficient AI frameworks. It’s a future built on RISC-V processors, safety-critical hypervisors, and edge-optimized AI engines—all integrated into a secure and flexible technology stack designed for space. This article explores how this fully European ecosystem is shaping the future of space autonomy.
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Articles
- Creating a custom processor with RISC-V
- Extending RISC-V ISA With a Custom Instruction Set Extension
- A guide to accelerating applications with just-right RISC-V custom instructions
- Let's make RISC-V connected systems synonymous with security
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST