The SoC in 2020: Advances to redefine how we live
By Bill Witowsky
dspdesignline.com (December 03, 2009)
As Moore's Law shows no sign of slowing by 2020 with respect to transistor density, chip designers can be expected to create even more complex systems on chip (SoCs) compared to today's already complicated SoCs. Given that frequency and voltage scaling do not continue to scale due to power/heat dissipation, it is clear that higher performance must be achieved through a heterogeneous mix of highly parallel processing elements.
The cost to develop these SoCs will require that they can be easily repurposed across multiple applications. To achieve this, the inherent functionality of a SoC will be defined primarily by the software. We've already seen this happen with DSPs where signal-processing functions are implemented in software instead of fixed hardware blocks. With SoCs, the external interfaces, including radio technology and communications protocols, will be defined in software as well.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Embedded Systems: Programmable Logic -> Embarrassment of riches hinders proper use of Moore's Law
- Embedded Systems: Programmable Logic -> Adaptive tech extends Moore's Law
- Moore's Law, the bifurcation of the semiconductor industry and 3-D integration
- Rethinking The Pursuit of Moore's Law
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM