SoC low-power verification requires a full-chip solution
Thomas L. Anderson Vice President of Marketing Breker Verification Systems, Inc.
EETimes (4/13/2012 11:20 AM EDT)
Not too long ago, low-power design was an esoteric discipline practiced mostly by makers of digital watches and calculators. In the last 20 years, a steady series of new products that run on batteries for much of their lives has brought the need for power conservation to the forefront of the electronics business. Cell phones, smart phones, tablets, and other consumer devices have sophisticated, power-hungry processors and wireless links. Further, “green” laws and industry initiatives have mandated lower power even for “big iron” servers, switches, and telephony equipment.
At the heart of all these products are system-on-chip (SoC) designs combining one or more embedded processors with a variety of functional units, all interconnected by some type of bus or fabric. There is a wide range of techniques used to reduce the power consumed by these SoCs, including innovative transistor and cell designs, substrate biasing, and varying voltages. These have no significant effect on verification of the system model or the RTL design. However, the technique that has the highest impact on verification is perhaps the most widely used: power shut off (PSO). Shutting off functional units not currently needed clearly saves both leakage current and dynamic power.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Interconnect (NoC) verification in SoC design
- Shifting Mindsets: Static Verification Transforms SoC Design at RT Level
- Efficient methodology for verification of Dynamic Frequency Scaling of clocks in SoC
- Verification of various SoC features through SV assertions
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST