Bridging the Gap Between Silicon and Software Validation
By Paul Bradley, DAFCA, Inc
June 06, 2008 -- edadesignline.com
Post-silicon SoC "whole system" validation solutions have lagged behind the increasing complexity of low power schemes, multi-core architectures, complex clock domains and sub 90 nm manufacturing. This is a bad news/good news story. The bad news is that teams developing massive and complex SoCs already realize that they cannot ignore their plans for the post-silicon phase, and that legacy patchwork solutions are no longer sufficient. The good news is that the new paradigms and methodologies employed in the pre-silicon verification space can be leveraged in post-silicon validation. Indeed, the blueprint for abstraction, visibility, messaging, and assertion checking already exists.
Today, complex SOC and ASIC designs require advanced validation and debug solutions that bridge the gap, not just between pre-silicon and post-silicon, but perhaps more importantly, between embedded software and hardware systems.
The need for visibility and control between software and hardware systems is not new. However, the lack of visibility and control has become an acute problem, especially as SoC hardware functions and embedded software systems have grown more complex. The challenge is compounded by multi-core designs composed of heterogeneous third-party processors, buses, switches, and peripherals, where reduced on-chip visibility of key functions and inter-block communications is the current norm. The visibility problem is not limited to complex hardware interactions, but extends to embedded software systems operating on the hardware.
June 06, 2008 -- edadesignline.com
Post-silicon SoC "whole system" validation solutions have lagged behind the increasing complexity of low power schemes, multi-core architectures, complex clock domains and sub 90 nm manufacturing. This is a bad news/good news story. The bad news is that teams developing massive and complex SoCs already realize that they cannot ignore their plans for the post-silicon phase, and that legacy patchwork solutions are no longer sufficient. The good news is that the new paradigms and methodologies employed in the pre-silicon verification space can be leveraged in post-silicon validation. Indeed, the blueprint for abstraction, visibility, messaging, and assertion checking already exists.
Today, complex SOC and ASIC designs require advanced validation and debug solutions that bridge the gap, not just between pre-silicon and post-silicon, but perhaps more importantly, between embedded software and hardware systems.
The need for visibility and control between software and hardware systems is not new. However, the lack of visibility and control has become an acute problem, especially as SoC hardware functions and embedded software systems have grown more complex. The challenge is compounded by multi-core designs composed of heterogeneous third-party processors, buses, switches, and peripherals, where reduced on-chip visibility of key functions and inter-block communications is the current norm. The visibility problem is not limited to complex hardware interactions, but extends to embedded software systems operating on the hardware.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- SoC silicon is first-time success following simulation and validation of novel array processor
- A New Approach to In-System Silicon Validation and Debug
- In-System Silicon Validation and Debug: Part 2
- In-System Silicon Validation and Debug -- Part 3: Silicon Experience
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace