Designing Serial ATA IP into your embedded storage device design
By Navraj Nandra, Synopsys
Embedded.com (12/14/09, 05:31:00 PM EST)
Serial ATA (SATA) is a high-speed serial bus interface used to transfer data from motherboards to peripheral storage devices, such as optical disk drives, HDDs and solid state disk drives. The SATA interface is being integrated into SoCs for consumer electronic products and enterprise class storage systems, such as STBs. It is emerging as the mass storage interface of choice.
Today, it is not unusual to see terabytes of storage in the home to facilitate picture, audio and video media storage. According to IDC, the average home storage per gigabyte is predicted to outpace commercial storage by 2015.
Due to this demand, the SATA interface is increasingly becoming available as third party intellectual property (IP) to help speed development time and lower costs. The quality, completeness and interoperability of this IP become the key considerations to the SoC integrator. This article describes the SATA complete IP solution for both host and device applications.
To read the full article, click here
Related Semiconductor IP
- Dual Serial ATA 1.5/3.0/6.0 Gbps Phy
- Serial ATA I/II/III Host Controller IP Core Compliance Certified by UNH Labs
- Serial ATA I/II Device Controller IP Core
- Serial ATA (SATA) PHY Transceiver IP
- Dual Parallel to Serial ATA 1.5/3.0Gb/s PHY Core
Related Articles
- How to cascade external storage with Serial ATA
- Serial ATA and the evolution in data storage technology
- Serial schemes eyed for disk storage
- Serial storage SoCs demanding to test
Latest Articles
- LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains