RISC-V Fast-Forwards, Breaks Ground for Auto Innovations
By Anders Holmberg, IAR Systems.
EETimes (July 17, 2023)
The SiFive RISC-V Automotive CPU IP continues to advance to address and enable automotive applications like infotainment, connectivity and advanced driver-assistance systems. Yet without the right tools, embedded software developers at OEMS and suppliers cannot make full use of the energy efficiency, simplicity, security and flexibility that RISC-V offers.
Formal standards for safety certification have been around for many years, but over the last few years, the interest in and use of such standards has risen quite dramatically. Within automotive systems, the sector-specific standard ISO 26262 is used. Getting your application functional safety (FuSa)-certified is just a fact of life in the automotive industry. However, this process is not full-fledged in the RISC-V toolchain ecosystem, with many players coming from the broad market missing the embedded expertise in safety applications.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Bare-Metal RISC-V + NVDLA SoC for Efficient Deep Learning Inference
- Runtime Energy Monitoring for RISC-V Soft-Cores
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
Latest Articles
- AI-Assisted Design of a Post-Quantum Cryptographic Accelerator: A Deployed-Silicon Case Study
- Hardware Acceleration of Block-Diffusion LLM for Edge Devices
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension