RISC-V Fast-Forwards, Breaks Ground for Auto Innovations
By Anders Holmberg, IAR Systems.
EETimes (July 17, 2023)
The SiFive RISC-V Automotive CPU IP continues to advance to address and enable automotive applications like infotainment, connectivity and advanced driver-assistance systems. Yet without the right tools, embedded software developers at OEMS and suppliers cannot make full use of the energy efficiency, simplicity, security and flexibility that RISC-V offers.
Formal standards for safety certification have been around for many years, but over the last few years, the interest in and use of such standards has risen quite dramatically. Within automotive systems, the sector-specific standard ISO 26262 is used. Getting your application functional safety (FuSa)-certified is just a fact of life in the automotive industry. However, this process is not full-fledged in the RISC-V toolchain ecosystem, with many players coming from the broad market missing the embedded expertise in safety applications.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- AutoTrans: AI-Assisted Automatic Translation of Security Assertions for RISC-V Processors
- Runtime Energy Monitoring for RISC-V Soft-Cores
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
Latest Articles
- FlexSpIM: An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Hybrid Stationarity
- MeshKV: A Network-on-Chip KV Cache Fabric for Scalable Transformer Decoding Accelerators
- Analog Pin Directionality as an Exfiltration Attack Surface in Mixed-Signal ICs
- SIMT-Aware Lockstep Verification and Functional-Coverage Closure Methodology for an Open-Source RISC-V GPGPU: A UVM 1.2 Environment
- Efficient Hardware Information-Flow Tracking for Pre-Silicon Security Testing