Reduce Time to Market for FPGA-Based Communication and Datacenter Applications
Joe Mallet, Synopsys
EETimes (9/13/2017 03:50 PM EDT)
As FPGA-based realizations become bigger and more complex, synthesis tools that deliver an automated flow are the obvious choice for creating optimized designs in a timely manner.
The market is changing for FPGAs due to advancements in low power, high performance, and lower cost, all of which are increasing FPGA adoption into datacenter applications like network switches, CPUs, and network acceleration.
The growing need for FPGAs in these types of applications is being driven by the fact that they can achieve the desired processing throughput and latency requirements. With increasing amounts of data to process from very large data sets, FPGAs are a good fit to handle the acceleration required by these types of applications. While the flexibility of FPGAs is an advantage for FPGA designers, it also poses challenges in that -- in addition to the hardware -- the designers must implement the drivers, software, and application layers for these applications. Furthermore, they will need to achieve the best quality of results (QoR) for performance and area, accelerated runtimes, and deep debug to help accelerate system design and get to the market quickly.
To read the full article, click here
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Articles
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- Methodology to reduce Run Time of Timing/Functional Eco
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- GenAI for Systems: Recurring Challenges and Design Principles from Software to Silicon
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework