Productivity Boost in Embedded Processor Design
by Rainer Leupers, Tim Kogel, Heinrich Meyr, Andreas Hoffmann, Uri Mayer,Steffen Buch and Mario Steinert
Increased flexibility and efficiency are requirements of embedded processors (EPs) for today's complex SoC designs. This article addresses traditional methodologies that are used in EP design, and some challenges designers are facing today. It will also describe new methodologies and technologies that are emerging to dramatically shorten the embedded processor design cycle.
Increased flexibility and efficiency are requirements of embedded processors (EPs) for today's complex SoC designs. This article addresses traditional methodologies that are used in EP design, and some challenges designers are facing today. It will also describe new methodologies and technologies that are emerging to dramatically shorten the embedded processor design cycle.
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Emerging Trends and Challenges in Embedded System Design
- The role of cache in AI processor design
- How to boost verification productivity
- Standard design constraints: The next productivity boost for custom design
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST