Practical Power Network Synthesis For Power-Gating Designs
Kaijian Shi, Zhian Lin, Yi-Min Jiang, Synopsys, Inc.
(06/05/2007 3:00 AM EDT), EE Times
Although methodologies for power network synthesis typically assume that design tools can freely size sleep transistors for power gating, this assumption does not hold up for real-world SoC designs where the sleep transistors are commonly designed as custom switch cells of fixed sizes. The method described in this article avoids this unrealistic assumption and introduces the concept of a "fake via" to enable power network synthesis using existing EDA tools.
This method simultaneously optimizes the number and positions of sleep transistors and the power network's grids and wires for minimum area, maximum routeability with a given IR-drop target. With this automated method for synthesizing the power network, you can more easily take advantage of power gating to reduce leakage power consumption dramatically in SoCs.
(06/05/2007 3:00 AM EDT), EE Times
Although methodologies for power network synthesis typically assume that design tools can freely size sleep transistors for power gating, this assumption does not hold up for real-world SoC designs where the sleep transistors are commonly designed as custom switch cells of fixed sizes. The method described in this article avoids this unrealistic assumption and introduces the concept of a "fake via" to enable power network synthesis using existing EDA tools.
This method simultaneously optimizes the number and positions of sleep transistors and the power network's grids and wires for minimum area, maximum routeability with a given IR-drop target. With this automated method for synthesizing the power network, you can more easily take advantage of power gating to reduce leakage power consumption dramatically in SoCs.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related Articles
- Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study
- Akida Exploits Sparsity For Low Power in Neural Networks
- A modeling approach for power integrity simulation in 3D-IC designs
- Memory solution addressing power and security problems in embedded designs
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow