Power considerations in designing with 90 nm FPGAs
By Anil Telikepalli, Xilinx, Inc.
ProgrammableLogicDesignLine
The adoption of FPGAs in more markets and systems every year reflects the successful efforts of leading FPGA vendors to push the envelope in process technology, performance/density, and price. Recently however, the move to 90nm has challenged FPGA vendors to do more than just extract maximum density, features, and clock cycles. This latest process node has introduced a new set of coincident issues regarding minimizing power consumption. This article will explore the various power considerations that can be addressed by the FPGA vendor and the end user.
In order to compete for sockets in many prime target applications, vendors must find ways to enable the designer to reduce FPGA power consumption in the entire system. Excessive power is expensive in many ways; it creates the need for special design and operational considerations – requiring everything from heat sinks to fans to sophisticated heat exchangers. Even the cost of larger power supplies as well as energy charges must be taken into consideration.
Managing power within the system budget is essential not only to reduce capital and operational expenditure, but often to maintain reliability as well. As their junction temperatures rise, transistors consume more power, thereby further increasing the temperature of the device. Left unchecked, this positive feedback loop can lead to thermal runaway.
ProgrammableLogicDesignLine
The adoption of FPGAs in more markets and systems every year reflects the successful efforts of leading FPGA vendors to push the envelope in process technology, performance/density, and price. Recently however, the move to 90nm has challenged FPGA vendors to do more than just extract maximum density, features, and clock cycles. This latest process node has introduced a new set of coincident issues regarding minimizing power consumption. This article will explore the various power considerations that can be addressed by the FPGA vendor and the end user.
In order to compete for sockets in many prime target applications, vendors must find ways to enable the designer to reduce FPGA power consumption in the entire system. Excessive power is expensive in many ways; it creates the need for special design and operational considerations – requiring everything from heat sinks to fans to sophisticated heat exchangers. Even the cost of larger power supplies as well as energy charges must be taken into consideration.
Managing power within the system budget is essential not only to reduce capital and operational expenditure, but often to maintain reliability as well. As their junction temperatures rise, transistors consume more power, thereby further increasing the temperature of the device. Left unchecked, this positive feedback loop can lead to thermal runaway.
To read the full article, click here
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related Articles
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- 90 nm requires collaboration on design rules
Latest Articles
- LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains