Platform-based SOC Design: Point and Counterpoint
Grant Martin of the VSIA (and a Cadence Fellow) weighs in on the side of platform based design: "[Platform-based design] is the most important trend in design reuse for SoC that we can see, and will overcome the barriers to effective reuse and designer productivity..." while Gary Smith of Dataquest rebuts: "Platform-based design has a place but it sure isn't the answer to many of today's design challenges."
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
- The role of sockets in platform based design: a case study of the OMAP platform
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection