PCIe IP With Enhanced Security For The Automotive Market
By Dana Neustadter, Synopsys
SemiEngineering (November 7th, 2024)
Ensuring that data on the wire is secure from observation, tampering, or replay of packets.
The automotive industry is undergoing a rapid transformation, with connectivity and automation becoming integral components of modern vehicles. However, this increased connectivity also brings heightened risks. The automotive industry takes many measures to ensure safety for vehicles, but it is crucial to understand that these safety measures are ineffective if the vehicle’s security is compromised. A hacked car can render virtually any safety mechanism useless, posing significant risks to passengers and other road users. Therefore, ensuring both safety and security is paramount in modern automotive design.
As vehicles become more automated with many features and applications delivered through powerful compute platforms, there is a need for more security and higher data bandwidth with low latency, requirements that exceed by far the capability of legacy in-vehicle communication protocols. This has opened the door for Peripheral Component Interconnect Express (PCIe) type technology.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen4 RX/TX IP Supporingt PCIe 1.0/2.0/3.0/4.0 up to 16Gbps. CTLE boosts up to 18dB at 8GHz
- PCIe Gen 6 Subsystem
- PCIe Controller IP
- Verification IP for PCIe
- PCIe Gen 7 Verification IP
Related Articles
- Increasing bandwidth to 128 GB/s with a tailored PCIe 6.0 IP Controller
- The Challenge of Automotive Hardware Security Deployment
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow