Understanding and selecting higher performance NAND architectures
Doug Wong, Toshiba America Electronic Components, Inc.
Senior Member, Technical Staff
EETimes (12/9/2010 4:31 PM EST)
As NAND Flash process lithographies have decreased to the 30nm and 20nm classes, much higher NAND capacities have become available to meet ever increasing demand for higher density storage in applications from cameras to mobile phones, camcorders, industrial hand-held devices, solid-state drives, and more. However, as capacities have increased, certain aspects of NAND performance have needed improvement, including a need to increase NAND data transfer rates. As a result, memory manufacturers have developed new higher performance NAND architectures to address these issues, such as double data rate (DDR) NAND Flash. Other solutions include NAND with built-in error correction code (ECC) to offload a portion of the host controller requirements, or NAND integrated with a complete controller, such as e-MMC NAND.
This article is intended to help system and memory subsystem designers understand the differences and benefits of some of the newer NAND architectures.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related Articles
- IP Processor Core Platform Selection According to SoC Architecture: a case study
- Accelerating Architecture Exploration for FPGA Selection and System Design
- Reconfiguring Design -> C-based architecture assembly supports custom design
- High-Performance DSPs -> Processor boards: Architecture drives performance
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow