Understanding and selecting higher performance NAND architectures
Doug Wong, Toshiba America Electronic Components, Inc.
Senior Member, Technical Staff
EETimes (12/9/2010 4:31 PM EST)
As NAND Flash process lithographies have decreased to the 30nm and 20nm classes, much higher NAND capacities have become available to meet ever increasing demand for higher density storage in applications from cameras to mobile phones, camcorders, industrial hand-held devices, solid-state drives, and more. However, as capacities have increased, certain aspects of NAND performance have needed improvement, including a need to increase NAND data transfer rates. As a result, memory manufacturers have developed new higher performance NAND architectures to address these issues, such as double data rate (DDR) NAND Flash. Other solutions include NAND with built-in error correction code (ECC) to offload a portion of the host controller requirements, or NAND integrated with a complete controller, such as e-MMC NAND.
This article is intended to help system and memory subsystem designers understand the differences and benefits of some of the newer NAND architectures.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- IP Processor Core Platform Selection According to SoC Architecture: a case study
- Accelerating Architecture Exploration for FPGA Selection and System Design
- Reconfiguring Design -> C-based architecture assembly supports custom design
- High-Performance DSPs -> Processor boards: Architecture drives performance
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace