Accelerating Architecture Exploration for FPGA Selection and System Design
By Deepak Shankar, Mirabilis Design
Oct 30 2006 (0:30 AM), Embedded.com
Early performance analysis and architecture exploration ensures that you will select the right FPGA platform and achieve optimal partitioning of the application onto the fabric and software. This early exploration is referred to as rapid virtual prototyping.
A virtual prototype could simulate the FPGA and board using models that are developed quickly using pre-built, parameterized modeling libraries in a graphical environment. These models generally do not require implementation-level information such as the application software, pin-level connectivity and detailed signal data.
Virtual prototypes can be used during the product definition and specification for platform selection, bottleneck identification, hardware-software partitioning and functional correctness.
FPGA's can be simulated with varying levels of details at the IC and at the board-level. The level of detail will be determined by exploration required, state in the design cycle and amount of RTL and executable code available. At the specification phase, only a rough architecture specification is available.
The virtual prototype must be flexible to be constructed using only this limited available information, but still maintain a high degree of accuracy. This article presents an approach that enables designers to describe the FPGA architecture using preconfigured components and without resorting to a lot of programming. The FPGA used in the examples will be the Xilinx Virtex platform.
Oct 30 2006 (0:30 AM), Embedded.com
Early performance analysis and architecture exploration ensures that you will select the right FPGA platform and achieve optimal partitioning of the application onto the fabric and software. This early exploration is referred to as rapid virtual prototyping.
A virtual prototype could simulate the FPGA and board using models that are developed quickly using pre-built, parameterized modeling libraries in a graphical environment. These models generally do not require implementation-level information such as the application software, pin-level connectivity and detailed signal data.
Virtual prototypes can be used during the product definition and specification for platform selection, bottleneck identification, hardware-software partitioning and functional correctness.
FPGA's can be simulated with varying levels of details at the IC and at the board-level. The level of detail will be determined by exploration required, state in the design cycle and amount of RTL and executable code available. At the specification phase, only a rough architecture specification is available.
The virtual prototype must be flexible to be constructed using only this limited available information, but still maintain a high degree of accuracy. This article presents an approach that enables designers to describe the FPGA architecture using preconfigured components and without resorting to a lot of programming. The FPGA used in the examples will be the Xilinx Virtex platform.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage
- SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace