Hot Chips: the puzzle of many cores
Ron Wilson, EETimes
8/24/2011 12:48 PM EDT
An easy conclusion from the annual Hot Chips conference this year is that multicore is becoming many-core. While the PC and server markets gradually evolve from four to six or eight massive x86 cores, Hot Chips papers suggest that the rest of the world is moving in a different direction: large numbers of relatively simple CPUs. But the trend is reinforcing a long-appreciated set of questions—as the number of cores grows, how do you deal scalably with interconnect, memory hierarchy, coherency, and intra-thread synchronization? Answers to these questions depend on the size of the design, the application space, and the heritage of the design team. Solutions at Hot Chips ranged from the elegantly—and perhaps overly—simple to the rococo.
At the large end of the spectrum was Cavium, describing the 32-core Octeon 68xx family of network processing ICs (figure 1.) The family claims its place in the many-core trend by using up to 32 identical MIPS64 cores. The individual cores are relatively simple dual-issue, in-order designs with some networking-specific extensions, according to Cavium fellow Richard Kessler.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related Articles
- Multi-core multi-threaded SoCs pose debugging hurdles
- Realising the Full Potential of Multi-core Designs
- Realising the Full Potential of Multi-core Designs
- Bringing Order to Multi-Core Processor Chaos
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities