Mission Critical in Auto SoC: Interconnect IP
Kurt Shuler, VP Marketing, Arteris
EETimes (10/22/2016 08:00 AM EDT)
The average number of IP cores integrated into automotive SoCs is growing from about 20 today to more than 100 within the next five to ten years.
Today, the automobile industry is a key driver for technology innovation much like the mobile industry propelled growth in earlier part of the new millennium.
While the market for electronics in cars is relatively small in comparison to the mobile industry today, the growth rate is higher, which makes it all the more compelling for the next generation of SoC designs.
Much like the mobile industry before it, the growth in capabilities and features for automotive electronic systems is driving the transition from microcontrollers to ever more sophisticated microprocessors in ever more complex SoCs.
Application areas are expanding from engine control units into Advanced Driver Assistance Systems (ADAS), self-driving systems with over-the-air updating capabilities, active safety systems, infotainment systems and more.
In particular, ADAS are driving up the semiconductor bill-of-materials (BOM) in automobiles due to the requirements for advanced processing and sensing. Figure 1 below provides a breakdown for the growing semiconductor revenue as automation increases in cars.
To read the full article, click here
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related Articles
- NoC Interconnect Fabric IP Improves SoC Power, Performance and Area
- Why network-on-chip IP in SoC must be physically aware
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
Latest Articles
- LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains