Mission Critical in Auto SoC: Interconnect IP
Kurt Shuler, VP Marketing, Arteris
EETimes (10/22/2016 08:00 AM EDT)
The average number of IP cores integrated into automotive SoCs is growing from about 20 today to more than 100 within the next five to ten years.
Today, the automobile industry is a key driver for technology innovation much like the mobile industry propelled growth in earlier part of the new millennium.
While the market for electronics in cars is relatively small in comparison to the mobile industry today, the growth rate is higher, which makes it all the more compelling for the next generation of SoC designs.
Much like the mobile industry before it, the growth in capabilities and features for automotive electronic systems is driving the transition from microcontrollers to ever more sophisticated microprocessors in ever more complex SoCs.
Application areas are expanding from engine control units into Advanced Driver Assistance Systems (ADAS), self-driving systems with over-the-air updating capabilities, active safety systems, infotainment systems and more.
In particular, ADAS are driving up the semiconductor bill-of-materials (BOM) in automobiles due to the requirements for advanced processing and sensing. Figure 1 below provides a breakdown for the growing semiconductor revenue as automation increases in cars.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- NoC Interconnect Fabric IP Improves SoC Power, Performance and Area
- How to manage changing IP in an evolving SoC design
- Why network-on-chip IP in SoC must be physically aware
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST