Market Focus: Chip Design Alternatives
By Ann Steffora Mutschler -- 3/15/2004
Electronic News
With the number of available transistors to reach 1.8 billion by 2010 in-line with Moore’s law, it will simply not be possible to uniquely design each one.
As a result, the use of reusable IP will increase to occupy as much as 90 percent of a 65nm chip, according to Intel. Internal IP development has already given way to a merchant IP market as companies struggle to find markets for high-volume applications and amortize sky-high design and manufacturing costs.
Read more ....
Electronic News
With the number of available transistors to reach 1.8 billion by 2010 in-line with Moore’s law, it will simply not be possible to uniquely design each one.
As a result, the use of reusable IP will increase to occupy as much as 90 percent of a 65nm chip, according to Intel. Internal IP development has already given way to a merchant IP market as companies struggle to find markets for high-volume applications and amortize sky-high design and manufacturing costs.
Read more ....
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Market Focus: DSP makers' forward spin on the market
- Market Focus: Analog/mixed-signal
- IP market to drive chip recovery, says report
- Reducing Time To Market for System On Chip Using IP Development and Integration Flow
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST