Market Focus: Chip Design Alternatives
By Ann Steffora Mutschler -- 3/15/2004
Electronic News
With the number of available transistors to reach 1.8 billion by 2010 in-line with Moore’s law, it will simply not be possible to uniquely design each one.
As a result, the use of reusable IP will increase to occupy as much as 90 percent of a 65nm chip, according to Intel. Internal IP development has already given way to a merchant IP market as companies struggle to find markets for high-volume applications and amortize sky-high design and manufacturing costs.
Read more ....
Electronic News
With the number of available transistors to reach 1.8 billion by 2010 in-line with Moore’s law, it will simply not be possible to uniquely design each one.
As a result, the use of reusable IP will increase to occupy as much as 90 percent of a 65nm chip, according to Intel. Internal IP development has already given way to a merchant IP market as companies struggle to find markets for high-volume applications and amortize sky-high design and manufacturing costs.
Read more ....
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- Market Focus: DSP makers' forward spin on the market
- Market Focus: Analog/mixed-signal
- IP market to drive chip recovery, says report
- Reducing Time To Market for System On Chip Using IP Development and Integration Flow
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs