How to test carrier aggregation in LTE-Advanced networks
Dr. Stamatis Georgoulis Aeroflex Test Solutions
6/27/2012 8:28 AM EDT
For LTE-Advanced, 3GPP Release 10 introduced several new features to augment the existing LTE standard, and these are aimed at raising the peak downlink data rate to 1 Gbps and beyond, as well as reducing latency and improving spectrum efficiency. Targets have also been set enabling the highest possible cell edge user throughput to be achieved.
If the high data rate targets are to be met, LTE-Advanced will require a channel bandwidth that is much wider than the 20 MHz currently specified for LTE. This will not be possible with just a single carrier in the limited spectrum bands available to most operators. Consequently, carrier aggregation—the ability to combine multiple carriers scattered around the spectrum—will be a key measure to achieve the wider effective bandwidth that will be required, typically up to 100 MHz. This means that multiple carriers comprised of either contiguous or non-contiguous spectrum need to be added together to allow these wider channel bandwidths—and thus faster data rates—to be achieved.
Implementing carrier aggregation in a network will mean that operators and infrastructure vendors will require a test mobile equipped with carrier aggregation, ahead of real mobile terminals becoming available.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- Test engineers must join ASIC flow early
- SoC Test and Verification -> How to verify ADSL chips
- SoC Test and Verification -> Modular ASICs ease test problems
- SoC Test and Verification -> Testing mixed-signal Bluetooth designs
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection