The basics of low power programming on the Cortex-M0
Joseph Yiu, ARM Ltd.
EETimes (10/25/2011 9:19 PM EDT)
The ARM Cortex-M0 processor has been designed to provide low-power advantages over other processors. In this article I will discuss how some of these features can be used to advantage in programming for this architecture.
Cortex-M0 sleep modes
The Cortex-MO processor supports normal sleep and deep sleep modes. The sleep modes can be entered using WFE or WF1 instructions, or using Sleep-on-Exit feature.
To read the full article, click here
Related Semiconductor IP
Related Articles
- Low Power Design in SoC Using Arm IP
- Basics of porting C-code to and between ARM CPUs: ARM7TDMI and Cortex-M0
- Low power is everywhere
- An ESD efficient, Generic Low Power Wake up methodology in an SOC
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing