The basics of low power programming on the Cortex-M0
Joseph Yiu, ARM Ltd.
EETimes (10/25/2011 9:19 PM EDT)
The ARM Cortex-M0 processor has been designed to provide low-power advantages over other processors. In this article I will discuss how some of these features can be used to advantage in programming for this architecture.
Cortex-M0 sleep modes
The Cortex-MO processor supports normal sleep and deep sleep modes. The sleep modes can be entered using WFE or WF1 instructions, or using Sleep-on-Exit feature.
To read the full article, click here
Related Semiconductor IP
- Arm Cortex-M0+
- Small, Low Power, Energy Efficient 32-bit Microcontroller Processor
- AHB Performance Subsystem - ARM Cortex M0
- ComputeRAM
- SecurCore_SC000
Related Articles
- Low Power Design in SoC Using Arm IP
- Basics of porting C-code to and between ARM CPUs: ARM7TDMI and Cortex-M0
- Low power is everywhere
- An ESD efficient, Generic Low Power Wake up methodology in an SOC
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM