Understanding the LIN PHY (physical) layer
By Jan Polfliet, Manager Application-Specific Standard Products, and Pavel Drazdil, Application Engineer, AMI Semiconductor
(01/28/08, 12:00:32 PM EST) -- Planet Analog
The Local Interconnection Network (LIN) standard defines a low cost, serial communication network for automotive distributed electronic systems. LIN is a complement to the other automotive multiplex networks, including the Controller Area Network (CAN), but it targets applications that require networks that do not need excessive bandwidth, performance, or extreme fault tolerance.
LIN enables a cost-effective communication network for switches, smart sensors and actuator applications inside a vehicle. The communication protocol is based on the SCI (UART) data format, a single-master/multiple-slave concept, a single-wire (plus ground) 12 V bus, and a clock synchronization for nodes without a precise time base (i.e., without a crystal or resonator).
Typical LIN applications are associated with body-control electronics for occupant comfort, such as assembly units for doors, steering wheel, seats and mirrors, and motors and sensors in climate control, lighting, rain sensors, smart wipers, intelligent alternators and switch panels. With LIN, automotive subsystem designers can connect modules for these applications to the car's network and then have them accessible for a variety of diagnostics and services.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related Articles
- Common physical layer issues underlie new I/O standards
- Mixed-Signal Verification for USB 2.0 Physical Layer IP
- M31 on the Specification and Development of MIPI Physical Layer
- Physical Lint -- Better RTL Quality Improves Design Convergence
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow