Key factors for success in dealing with Asian fabs
Raj Kumar
EETimes (2/22/2011 4:02 PM EST)
Managing business during an economic upturn could be more challenging than in a downturn. It is currently the case in the semiconductor industry where more than the supply and demand law is keeping every manager in the whole supply chain on his/her toes. While production management is dealing with capacity ramping in the existing fabs without investing much in new plants, sales marketing and logistics managers are engaged in setting equations to take advantage of the situation by allocating capacities to higher margin products and distributing volumes to strategic customers. In this fab-tight situation, conditions are not much different for foundry interface managers of IDM (Integrated Device Manufacturers) and fabless companies. Foundry interface engineers and managers (referred to as FIP-Foundry Interface Personals) of fabless and IDM/fab-lite companies (referred to as “design house” in subsequent text) are struggling to ensure volume capacity at foundries.
In the current fab-tight situation, capacity may be the main topic. In normal business, cost, quality, speed and volume scaling are other key result areas (KRA) for foundry interface managers (FIPs). As shown in Figure 1, the mutually conflicting nature of these four factors makes the common area very small. FIPs' main challenge is to find a sweet spot where all needs are met. Foundries, in principle, ought to respond to all customers’ needs and share true information. However, in the real world, other situations and conflicts of interest may prevail and influence the outcomes.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
- Merging materials key to SoC optical success
- Soc Design -> System specs key to SoC success
- Opto-electronics -> Merging materials key to SoC optical success
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection