IP Cores for FPGAs
As a designer of FPGA-based systems, you can choose from many sources of IP cores. Your first choice, however, is between building it yourself, getting it from your FPGA vendor, or getting it from a third-party IP provider.
In making this choice, you want to maximize the benefits you get from using an FPGA in the first place. This makes your prime criteria a small NRE and overall low cost for a relatively small volume of chips, plus the fastest possible time to market.
Building the IP yourself is probably the most appealing approach. This way you own and understand the source code and can directly handle any problems that come up. Unfortunately, it also means you need to write and understand the source code, and are solely responsible for any problems that come up! This may work well for simple functions you already know wellÑlike UARTs or I2C bus interfacesÑbut acquiring proven IP is widely regarded as the smartest move for anything more complex.
Given this, here are some issues to consider when choosing between IP from your FPGA vendor or from a third-party provider.
Click here to read more ....
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related Articles
- CAST Provides a Functional Safety RISC-V Processor IP for Microchip FPGAs
- Design Rights Management of Intellectual Property (IP) Cores in SoPC designs
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
- One Platform, Five Libraries: Certus Semiconductor’s I/O IP Portfolio for Every Application on TSMC 22nm ULL/ULP Technologies
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities