Introduction to USB -- Part III
Christian Legare, Micrium
EETimes (12/12/2012 10:51 AM EST)
1-5 USB TOPOLOGY
USB can connect a series of devices using a tiered star topology. The key elements in USB topology are the host, hubs, and devices, as illustrated in Figure 1-16. Each node in the illustration represents a USB hub or a USB device. At the top level of the graph is the root hub, which is part of the host. There is only one host in the system. The specification allows up to seven tiers and a maximum of five non-root hubs in any path between the host and a device. Each tier must contain at least one hub except for the last tier where only devices are present. Each USB device in the system has a unique address assigned by the host through a process called enumeration (see section 1-12 on page 58 for more details on enumeration).
The host learns about the device capabilities during enumeration, which allows the host operating system to load a specific driver for a particular USB device. The maximum number of peripherals that can be attached to a host is 127, including the root hub.
To read the full article, click here
Related Semiconductor IP
- Verification IP for eUSB 2 v2 and USB 2.0
- Simplified Integration USB PD Capable Type-C Sink IP
- USB 3.2 and DP 1.4 TX Combo PHY
- USB 3.0 and PCIe 2.0 Combo PHY
- Simplified Integration USB PD Capable Type-C Source IP
Related Articles
- Introduction to USB - Part I
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
- How to design secure SoCs, Part III: Secure Boot
- Time Sensitive Networking: An Introduction to TSN
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing