How to accelerate genomic sequence alignment 4X using half an FPGA
Alexandre Cornu, Steven Derrien, and Dominique Lavenier, INRIA / IRISA, Rennes, France
7/5/2011 3:00 PM EDT
Designing FPGA-based accelerators is a difficult and time-consuming task that can be eased by High Level Synthesis Tools. To illustrate, we describe how a C-to-hardware methodology has been used to develop an efficient systolic array for the genomic sequence alignment problem. We also compare design performance with traditional HDL implementations.
FPGA gate density is doubling approximately every two years. Consequently, increasingly complex designs can be integrated into a single FPGA, which can now be considered as a high-power computing accelerator. However, pushing processing into such devices can lead to development time and design reliability issues. Recent efforts have helped FPGA-targeted application designers deal with large amounts of resources. In particular, Electronic System Level tools provide a higher level of abstraction than traditional HDL design flows. Several High Level Languages (HLL) for modeling complex systems, and corresponding High Level Synthesis (HLS) Tools to translate HLL-based designs into HDL synthesizable projects are available. Most of them are based on a subset of C/C++ [1] generally extended with specific types or I/O capabilities. Here we focus on the C to FPGA tool set [3] and its associated flow.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Using parallel FFT for multi-gigahertz FPGA signal processing
- Control an FPGA bus without using the processor
- Embedded FPGA design without hard barriers using OpenBus
- Using Serial RapidIO for FPGA co-processing
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace