How to accelerate genomic sequence alignment 4X using half an FPGA
Alexandre Cornu, Steven Derrien, and Dominique Lavenier, INRIA / IRISA, Rennes, France
7/5/2011 3:00 PM EDT
Designing FPGA-based accelerators is a difficult and time-consuming task that can be eased by High Level Synthesis Tools. To illustrate, we describe how a C-to-hardware methodology has been used to develop an efficient systolic array for the genomic sequence alignment problem. We also compare design performance with traditional HDL implementations.
FPGA gate density is doubling approximately every two years. Consequently, increasingly complex designs can be integrated into a single FPGA, which can now be considered as a high-power computing accelerator. However, pushing processing into such devices can lead to development time and design reliability issues. Recent efforts have helped FPGA-targeted application designers deal with large amounts of resources. In particular, Electronic System Level tools provide a higher level of abstraction than traditional HDL design flows. Several High Level Languages (HLL) for modeling complex systems, and corresponding High Level Synthesis (HLS) Tools to translate HLL-based designs into HDL synthesizable projects are available. Most of them are based on a subset of C/C++ [1] generally extended with specific types or I/O capabilities. Here we focus on the C to FPGA tool set [3] and its associated flow.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Using parallel FFT for multi-gigahertz FPGA signal processing
- Control an FPGA bus without using the processor
- FPGA Prototyping of Complex SoCs: RTL code migration and debug strategies
- An FPGA design flow for video imaging applications
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST