Functional Qualification - An Automated and Objective Measure of Functional Verification Quality
By Mark Hampton, Certess, Inc.
June 26, 2007 -- edadesignline.com
If there were a bug in your design, could the verification environment find it? Functional qualification is the first technology to provide an objective answer to this fundamental question. It is an essential addition to the increasingly challenging task of delivering functionally correct silicon on time and on budget.
As depicted in Figure1, functional qualification encapsulates functional verification, providing an automated and objective measure of the quality of the functional verification. 
Functional verification is a quality control process, the objective of which is to ensure the design quality as efficiently as possible. The functional verification environment is an "instrument" that will measure the design quality. As with any measurement, it is essential to calibrate the instrument.
June 26, 2007 -- edadesignline.com
If there were a bug in your design, could the verification environment find it? Functional qualification is the first technology to provide an objective answer to this fundamental question. It is an essential addition to the increasingly challenging task of delivering functionally correct silicon on time and on budget.
As depicted in Figure1, functional qualification encapsulates functional verification, providing an automated and objective measure of the quality of the functional verification.
1. You can visualize the relationship of Design, Functional Verification, and Functional Qualification in this way.
To read the full article, click here
Related Semiconductor IP
Related Articles
- SIMT-Aware Lockstep Verification and Functional-Coverage Closure Methodology for an Open-Source RISC-V GPGPU: A UVM 1.2 Environment
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- Shifting from functional to structured techniques improves test quality
Latest Articles
- LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains