Viewpoint: The importance of FPGA-to-ASIC solutions to accelerate CPU-based protocols
By Joe Rash, CebaTech
pldesignline.com (March 03, 2010)
For many years, there has been a running debate about how to best handle the processing of protocols mid-way up the protocol stack in a data networking or enterprise storage application. Oftentimes this is array of protocols is referred to as the data management layer. Algorithms in the data management layer typically include protocols such as encryption, compression, hashing, and complex searching.
For flexibility reasons, many system designs stick with off-the-shelf CPUs such as an Intel or AMD x86 processor running on a standard server motherboard. Other CPU-centric solutions deploy more embedded solutions using multi-function CPUs such as Freescale's Power QUICC processor, which resides on a plug-in PCI Express-based card. While these CPU solutions certainly provide flexibility, they often fall short of meeting high-end performance targets within the constraints of a product's cost and power budget.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- IP core-centric communications protocol Introducing Open Core Protocol 2.0
- Choose carefully your industrial-strength comms protocol
- Rapid Protocol Stack Development Framework
- Designing Using the AMBA (TM) 3 AXI (TM) Protocol -- Easing the Design Challenges and Putting the Verification Task on a Fast Track to Success
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM