FPGA Design: Faster Runtimes & Increased Productivity
Joe Mallet, Synopsys
EETimes (1/13/2016 04:40 PM EST)
In order to achieve accelerated FPGA development schedules, designers require the aid of sophisticated synthesis tools.
FPGA device density is continuing to grow at approximately 2x per node, which is -- not surprisingly -- driving larger, more complex designs. This means that FPGA designers face several challenges as follows:
- Longer run times due to increasing design size and complexity.
- Achieving rapid synthesis turn-around time to integrate design changes.
- Avoiding unnecessary resynthesizing of pre-verified, static modules, like IP blocks and completed modules.
In order to achieve accelerated FPGA development schedules, while supporting increasing design sizes and complexity, designers require the aid of sophisticated synthesis tools.
To read the full article, click here
Related Semiconductor IP
- Verification IP for MIPI SoundWire
- 100M/1G/ TSN Endpoint DO-254 IP Core
- Image Signal Processor
- H.265 / HEVC Video Codec
- H.264 / AVC Video Encoder
Related Articles
- Increased Verification Productivity through extensive Reuse
- Medical imaging process accelerated in FPGA 82X faster than software
- Achieving Better Productivity with Faster Synthesis
- LTE Single Carrier DFT: Faster Circuits with Reduced FPGA LUT/Register Usage
Latest Articles
- Minimum RISC-V: Maximum FPGA Efficiency
- The Era of Vibe Tapeout: Dark Age or Golden Age for Analog Circuit Design?
- Understanding the Power Consumption of Modern High Bandwidth Memory: Experimental Analysis and Modeling Using Real HBM2 DRAM Chips
- BARE-AI: Bit-Flip Attack Resilience in AI Hardware through Built-in Performance Monitors
- RFChipAgent: Multi-Agentic AI Flow for Analog/RF Chip Design