Building FPGA-based digital downconverters with graphical design tools
Ryan Verret, National Instruments
EETimes (12/8/2010 11:11 AM EST)
High bandwidth digital downconverters (DDCs) are critical components in many high-performance systems, including receivers of modulated communications, medical imaging devices, and low-level RF control hardware for scientific research.
Modern graphical programming tools and commercial, off-the-shelf hardware have progressed to the point that they can be used to implement high-performance designs with minimal FPGA-specific knowledge. A number of such high-level and graphical design tools exist, along with a variety of FPGA-based I/O hardware.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related Articles
- FPGAs: Embedded Apps : Designing an FPGA-based network communications device
- FPGAs: Embedded Apps : FPGA-based FFT engine handles four times more input data
- FPGA-Based DPLL Approach Delivers Wide-Lock Range
- A Real-Time Image Processing with a Compact FPGA-Based Architecture
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities