It's Time to Look at FD-SOI (Again)
By Eric Hong, Mixel and Nik Jedrzejewski, NXP
EETimes (January 21, 2021)
The emergence of FD-SOI, (fully depleted silicon-on-insulator) and its subsequent maturity over the years, has made it one of the seminal process advancements for low power semiconductor design. Although not as prevalent as the mainstream bulk CMOS process, FD-SOI has provided an important set of benefits to semiconductor product designers. These advances intersect with market demands for devices with more intelligence and better connectivity.
Envisioning and developing these new products require the support of an entire ecosystem. It is important to appreciate the investment necessary to build an ecosystem to support a process like FD-SOI. Although the choice of foundry, process technology, or silicon IP is not a concern of the consumer using such devices, it is of critical concern to those of us who need to build these products.
What differentiates FD-SOI as an important process technology? There are a set of intrinsic benefits in comparison with bulk silicon, including improved power, performance, and area metrics. There are also specific operational optimizations that improve both the power and performance of FD-SOI devices.
To read the full article, click here
Related Semiconductor IP
- USB3.0 PHY on GF22FDX and Samsung 28nm FDSOI
- GLOBALFOUNDARIES 22nm FDSOI LVDS Transceiver Pad
- Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY
- GLOBALFOUNDARIES 22nm FDSOI USB3.0 Dual Role PHY/OTG PHY
- MIPI D-PHY Transmitter/Receiver for DSI/CSI-2 on Samsung 28nm FD-SOI
Related Articles
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- Electronic Circuit Design for RF Energy Harvesting using 28nm FD-SOI Technology
- Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
- Runtime Energy Monitoring for RISC-V Soft-Cores
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities