Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Single-Protocol PHY

GLOBALFOUNDARIES 22nm FDSOI USB3.0 Dual Role PHY/OTG PHY

This USB3.0 PHY IP is designed according to USB3.0 and USB2.0 specification.

Contact Provider Request Datasheet

Overview

This USB3.0 PHY IP is designed according to USB3.0 and USB2.0 specification. It supports the USB3.0 5Gbps Super-Speed mode and is backward compatible with the USB2.0 480Mbps High-Speed, 12Mbps Full-Speed, and 1.5Mbps Low-Speed modes.

Key features

  • Supports 32-bit 125M and 16-bit 250M PIPE interface
  • 5-Gbps Super-Speed data transmission rate through 3-m USB3.0 cable
  • PIPE 3-compliant Super-Speed USB 3.0 Transceiver interface
  • Supports Super-Speed power management modes: U0, U1, U2 and U3
  • -3.5dB de-emphasis at the TX side and programmable CTLE equalization at RX side
  • Programmable down spread spectrum clock from -4000ppm to -5000ppm
  • On-chip BIST pattern generator and patter checker with programmable modes for stand-alone tests
  • Inner chip Eye Opening Monitor (EOM) to measure the eye diagram of the equalized

Specifications

Identity

Part Number
GF22FDSOIV18_USB30PHY_01
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.

Provider

Contact VeriSilicon Microelectronics (Shanghai) Co., Ltd.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is GLOBALFOUNDARIES 22nm FDSOI USB3.0 Dual Role PHY/OTG PHY?

GLOBALFOUNDARIES 22nm FDSOI USB3.0 Dual Role PHY/OTG PHY is a Single-Protocol PHY IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP