ESIstream vs. JESD204B for Ultra-High-Speed Chip-Chip Communications
Max Maxfield, Designline Editor
EETimes (12/17/2014 04:05 PM EST)
The JESD204 serial interface standard -- the latest version of which is the JESD204B revision -- was created under the auspices of the JEDEC committee to standardize and reduce the number of data inputs/outputs between high-speed data converters, such as analog-to-digital converters and digital-to-analog converters, and other devices, such as SoCs and FPGAs.
High-speed serial interfaces like JESD204B have several advantages over their traditional parallel counterparts. In addition to minimizing the I/O pins used in chip-to-chip communication, for example, they ease routing congestion at the board level.
One downside of the JESD204B standard is the fact that it uses 8b/10b encoding, in which each eight-bit data byte is converted into a 10-bit character/symbol for transmission to achieve DC balance and provide sufficient state changes to allow clock recovery. (The clock is embedded in the signal.) This extra pair of bits-per-byte results in a 25% overhead for each character; to put this another way, 20% of the channel is consumed by the 8b/10b encoding overhead.
To read the full article, click here
Related Semiconductor IP
- AXI5-Stream to/from AXI4-Stream Bridges
- Spatial image transformation accelerator
- SpaceWire Node IP core
- AC'97 Audio Controller
- H.264 High 10 Intra Profile Encoder
Related Articles
- Architecture-based vs. flow-based approach to DFT
- Scatternet - Part 1: Baseband vs. Host Stack Implementation
- FPGA's vs. ASIC's
- PCI Express Design Considerations -- RapidChip Platform ASIC vs. FPGA Design Efficiency
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM