Vendor: CAST Category: Protocol Bridge

AXI5-Stream to/from AXI4-Stream Bridges

The AXIS-BRG enables communication between an AXI5-Stream interface and an AXI4-Stream interface.

Contact Provider Request Datasheet

Overview

The AXIS-BRG enables communication between an AXI5-Stream interface and an AXI4-Stream interface. The core is designed for minimal latency and area, with its main functions including calculation of check signals from the AXI4-Stream interface and parity checking of signals sent by the AXI5-Stream interface.

The bridge also adds TWAKEUP input/output and offers configuration options to suit different applications. The core provides different error handling options for each signal, including the option to either terminate or propagate the transmission upon error detection.

The AXIS-BRG implements a set of maskable interrupt lines for each AXI-Stream parity signal independently.

The core includes two bridges: a 4-to-5 bridge that connects an AXI4-Stream Transmitter with an AXI5-Stream Receiver, and a 5-to-4 bridge that connects an AXI5-Stream Transmitter with an AXI4-Stream Receiver.

Key features

  • Calculation of parity check signals to be sent to the AXI5-Stream interface.
  • Parity checking for check signals sent from the AXI5-Stream interface.
  • Addition of TWAKEUP signal input/output.
  • Registered signals on the AXI5-Stream interface.
  • Bus width options:
    • 2N data bits, where 2 < N < 11.
    • Configurable number of user bits.
  • Parity error output line per AXI-Stream signal.
  • Configurable error behavior per AXI-Stream signal through mode input:
    • Terminate transfer and disable core.
    • Continue transfer after error reporting.
  • Maskable interrupt lines for parity errors per AXI-Stream signal.

Block Diagram

Click to open fullscreen

Applications

The AXIS-BRG is used when two AXI-Stream interfaces of different versions need to communicate.

What’s Included?

Deliverables

The core is available in synthesizable HDL (Verilog) and includes everything required for successful implementation. Its deliverables include:

  • Complete test environment.
  • Simulation and synthesis script.
  • Comprehensive user documentation.

Support

The core as delivered is warranted against defects for ninety days from purchase. Thirty days of phone and email technical support are included, starting with the first interaction. Additional maintenance and support options are available.

Specifications

Identity

Part Number
AXIS-BRG
Vendor
CAST
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

CAST
HQ: USA
CAST is a silicon intellectual property (IP) developer, aggregator, and integrator providing IP cores and subsystems since 1993. Our product line features both leading-edge and standards-based digital IP, including compression engines and image processing functions; 8051 microcontrollers and low-power 32-bit BA2X™ processors; industry-leading automotive interfaces; a complete family of SoC security modules; and a variety of peripherals, interfaces, and other IP cores. Our goal is to maximize IP benefits for our customers by delivering high quality, easy to use, cost effective solutions for real system development challenges. We minimize customer risk through rigorous development standards, complete deliverables with comprehensive documentation, and superlative customer support. We maximize customer value thorough competitive pricing and simple licensing—including royalty-free options—and long-term partnerships with all leading silicon providers and select technology leaders. Our product standards and business practices have been uniquely honed through successful projects with hundreds of systems designers since the very beginnings of the IP industry, making CAST one of the best IP partners available.
Contact CAST

Learn more about Protocol Bridge IP core

8051s in Modern Systems: Interfacing to AMBA Buses

Despite being 40 years old, 8051 microcontrollers can still serve useful roles in modern systems. But integrating 8051s in today's systems with their de facto standard AMBA® buses, wider datapaths, and shared memories can seem impossible. Yet it can be done. Here we take a look at the challenges, and how to overcome them.

Evolution of AMBA AXI Protocol: An Introduction to the Issue L Update

To gain a comprehensive understanding of AMBA® AXI Issue L (AXI-L) protocol update, it is essential to first study the AXI-K specification, as AXI-L is built upon and extends the features introduced in AXI-K. The AXI-L protocol inherits the foundational concepts of AXI-K while introducing enhancements such as credit-based transport and improved flow control mechanisms.

Frequently asked questions about Protocol Bridge IP cores

What is AXI5-Stream to/from AXI4-Stream Bridges?

AXI5-Stream to/from AXI4-Stream Bridges is a Protocol Bridge IP core from CAST listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP