Embedded test offers unique value for serial I/O
By Bill Schulze, Agilent
Aug 6, 2007 (11:01 AM), Embedded Systems Design
Although incorporating high-speed serial buses into embedded systems solves many problems, the design and validation processes differ and aren't well understood.
As technology progresses, the electronics industry continually reinvents itself. Embedded systems designers know this story well, many having developed applications across generations of evolving electronics technology and microprocessors.
Along the way, as basic hardware and software have evolved, so too have the methods for developing and debugging systems. Today, most microprocessors incorporate on-chip debug resources that enable the use of a low-cost hardware interface for development and testing. This type of debugging, called embedded test, is significantly aiding the growth of embedded systems and will make designing systems with high-speed serial I/O more efficient.
The economics of silicon is now making it possible for the electronics industry to take advantage of some of the advances made in the communications industry over the past 30 years, specifically the use of serial interfaces. As digital systems struggle to keep pace with the bandwidth of optical systems for the large-scale, high-speed data transmission, the ever-increasing need for speed and overall processing throughput has driven the evolution of parallel-bus structures to their practical limits. To gain more processing bandwidth, the PC industry is looking at high-speed serial interfaces, evidenced by the rapid growth of bus standards like PCI-Express.
As the PC industry adopts serial interfaces, these technologies are becoming more accepted and entrenched. Implementation costs start dropping, which means serial interfaces are now making in-roads into lower-cost PC products and mainstream digital products--in other words, embedded systems. Once again, we see that evolutionary process: as embedded systems and their associated microprocessors pick up the new technology, design teams must adopt new development and debug methods to take advantage of high-speed serial interfaces.
Aug 6, 2007 (11:01 AM), Embedded Systems Design
Although incorporating high-speed serial buses into embedded systems solves many problems, the design and validation processes differ and aren't well understood.
As technology progresses, the electronics industry continually reinvents itself. Embedded systems designers know this story well, many having developed applications across generations of evolving electronics technology and microprocessors.
Along the way, as basic hardware and software have evolved, so too have the methods for developing and debugging systems. Today, most microprocessors incorporate on-chip debug resources that enable the use of a low-cost hardware interface for development and testing. This type of debugging, called embedded test, is significantly aiding the growth of embedded systems and will make designing systems with high-speed serial I/O more efficient.
The economics of silicon is now making it possible for the electronics industry to take advantage of some of the advances made in the communications industry over the past 30 years, specifically the use of serial interfaces. As digital systems struggle to keep pace with the bandwidth of optical systems for the large-scale, high-speed data transmission, the ever-increasing need for speed and overall processing throughput has driven the evolution of parallel-bus structures to their practical limits. To gain more processing bandwidth, the PC industry is looking at high-speed serial interfaces, evidenced by the rapid growth of bus standards like PCI-Express.
As the PC industry adopts serial interfaces, these technologies are becoming more accepted and entrenched. Implementation costs start dropping, which means serial interfaces are now making in-roads into lower-cost PC products and mainstream digital products--in other words, embedded systems. Once again, we see that evolutionary process: as embedded systems and their associated microprocessors pick up the new technology, design teams must adopt new development and debug methods to take advantage of high-speed serial interfaces.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems
- Post-Quantum Cryptography: Why Open Source alone is Not Enough for Secure IP Deployment
- A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
Latest Articles
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration